A Full Bridge ZCS PWM Converter for High Voltage and High Power Applications

Chris Iannello, Shiguo Luo and Issa Batarseh

School of Electrical Engineering Computer Science
University of Central Florida
Orlando, FL 32816, USA
Email: batarseh@mail.ucf.edu

Abstract- This paper presents the detailed analysis of a full bridge zero current switched (FB-ZCS) PWM converter that is suitable for high-voltage and high-power DC applications. It exhibits excellent ability to incorporate parasitic parameters, zero current turn-off characteristics for all active switches and ZVS operation for all diodes on the high voltage side. Based on the features of high-voltage power supplies, the converter utilizes parasitic components, particularly for the high-voltage transformer, and employs fixed frequency phase-shift control to implement soft-switching commutations. Steady state analysis of the converter is presented and major features of the converter are discussed. Finally, small signal model based on the averaging method is created and the simulated results for typical traveling wave tube (TWT) load are given.

I. INTRODUCTION

High-voltage DC-DC converters are widely used in different types of electronic equipment such as industrial and medical X-ray imaging, TWT R.F. generation etc. However, the design of high-voltage DC-DC converters is problematic because the large turns ratio of the transformer exacerbates the transformer non-idealities. In particular the leakage inductance and the winding capacitance can significantly change converter behavior. In switched-mode converters, the output transformer leakage inductance causes undesirable voltage spikes that may damage circuit components and the winding capacitance may result in current spikes and slow rise times. Both non-idealities can lead to greatly increased switching and snubber losses and reduced converter efficiency and reliability [2,7,10].

The choice of a converter topology for high-frequency and high-voltage applications is severely limited by the characteristics of high-voltage transformer, which is the central component of any high-voltage converter. Meanwhile, output filter inductors at high voltage side, normally, can’t be used due to the high voltage drop on the inductors and reverse over-voltage across diodes caused by ringing of parasitic parameters. This suggests proper selection of low reverse-recovery time diodes to mitigate current spikes. Based on the above considerations, many power converters have been proposed in the past as a means of supplying high output voltages. Of these converters, the most commonly used approach was resonant converters [3-9].

While operating at light load, the series resonant converter (SRC) becomes virtually uncontrollable. Moreover, parasitic capacitance is not integrated into the resonant tank in the SRC [3,5,7]. The parallel resonant converter (PRC) with capacitive output filter proposed in [4] and [7-9] are relatively simple, but are difficult to control over a wide voltage conversion ratio and load ranges. In addition, saturation problems in the high-voltage transformer can occur in the full bridge implementation of the PRC. To remove the above limitations, the resonant converter with three or more resonant elements is proposed in [6]. In this converter, control and soft switching are maintained over wide load and voltage conversion ratio ranges by circulating an additional amount of reactive energy through the resonant components. Due to the increased complexity of the resonant circuits, multi-element resonant converters exhibit complex dynamic behavior, so fast and robust transient response is difficult to obtain. To realize constant frequency and ZVS operation, the improved version series resonant converters are proposed in [1] and [5]. However, in case of high power application and high power factor are required, the three-phase power factor correction converter will be employed as front-end regulator, and the intermediate DC bus voltage thus is around 800V. The minority–carrier devices such as BJTs, IGBTs and GTOs are predominantly used in this type of application. The converters with ZCS operation will be more attractive than the converter with ZVS. In addition, the rectifier diodes usually suffer from severe reverse recovery problems under high DC output voltage situation. Therefore, the operation of the rectifier diodes with ZVS is desired.

This paper presents a comprehensive study of a high-voltage version FB-ZCS PWM converter, including steady state analysis, small signal modeling, generalizing major features of the converter and simulation verification for a TWT application. The proposed converter makes use of parasitic components, including the leakage inductance and capacitance of the high-voltage transformer and the junction capacitance of the rectifier diodes, to implement ZCS operation. An additional bonus is that rectifier diodes at high voltage side operate with ZVS. These unique features, together with the use of constant-frequency phase-shift control, make the converter attractive for high-voltage and high power applications.

II. TOPOLOGY DERIVATION

A traditional FB-ZCS topology shown in Fig.1 was first described in [11], which is a dual topology of the well-known FB-ZVS-PWM converter. In Fig. 1, \( L_r \) is the resonant inductance that incorporates the leakage inductance of the transformer, and \( C_r \) is the resonant capacitor that incorporates...
the junction capacitance of the rectifier diodes and the reflected winding capacitance from secondary side of the power transformer. The insertion $L_{in}$ between input and inverter is to achieve a current-fed source.

III. CONVERTER OPERATION

The proposed converter has ten operation intervals during a single switching cycle. Only the intervals for a half-switching cycle will be shown here as the remaining five are symmetric. The equivalent circuit for each interval during the half-cycle is shown in Fig. 3, and key waveforms are shown in Fig. 5. The derived equations characterizing the converter’s behavior during each mode are based on the following assumptions:

1) $L_{in}$ current is ripple free and can be considered a constant current source, $I_{in}$
2) output voltage is a constant, $V_o$
3) all components are considered ideal
4) from the high voltage transformer, the leakage inductance is used as $L_r$ and its capacitance is $C_r$.

The first five modes of operation over half the switching period are discussed as follows:

1). Mode I: $[t_0 \leq t \leq t_1]$ -S3/S4 Overlap

Operation begins with S1, S3, S4, and D2 on at $t=t_0$. During this mode, S4 current is transferred to S3 in a non-resonant, linear fashion so that S4 can turn off with ZCS. During this mode, energy is transfer to the output. Let us assume that mode ends at $t=t_1$ when current in S4 reaches zero, $i_{L}(t_1)=0$, and is turned off. In this mode the resonant capacitor voltage and inductor current are:

\[ i_{L}(t) = I_{in} \]
\[ n = \frac{N_p}{N_s} \]
\[ i_{L}(t) = i_{ms}(t) = \frac{n \cdot V_o}{L_r} \cdot (t-t_s) + i_{L}(t_s) \]
\[ v_{C_r}(t) = n \cdot V_o \]

Overlap of S3/S4 must be long enough to allow S4 current to reach zero. Evaluating (2.) at $t=t_1$ we obtain:

\[ (t_s-t_1) = \frac{I_{in}}{n \cdot V_o} \]

2.) Mode II: $[t_1 \leq t \leq t_2]$ -Input Inductor Charging Interval

With S1 and S3 both on, the input inductor stores energy. No energy is transferred from input to load. This interval duration is controlled for nominal operation and ends when S2 is turned on at $t=t_2$. No constraint on interval duration exists except that an increase in this interval duration will be accompanied by a corresponding decrease in the Mode IV interval duration since the other modes have minimum...
durations to achieve ZCS and the total switching period is fixed. In this mode the resonant capacitor voltage and inductor current are:

\[ i_{Lr}(t) = 0 \]  \hspace{1cm} (5.)

\[ v_{Cr}(t) = n V_o \]  \hspace{1cm} (6.)

3.) Mode III: \([t_2 \leq t \leq t_3]\) - Resonant Period

S1 current is transfer to S2 in a resonant fashion. S1 and S2 overlap during this mode for the transfer. Specifically, by allowing inductor current to resonant to \(-I_{in}\), S1 current goes to zero allowing ZCS. Mode III ends when S1 is turned off at \(t=t_3\). In this mode the \(v_{Cr}\) and \(i_{Lr}\) are:

\[ i_{Lr}(t) = \frac{-n \cdot V_o}{Z_o} \cdot \sin(\omega_o \cdot (t-t_2)) \]  \hspace{1cm} (7.)

\[ v_{Cr}(t) = n \cdot V_o \cdot \cos(\omega_o \cdot (t-t_2)) \]  \hspace{1cm} (8.)

where \( Z_o = \frac{L_r}{C_r} \), the resonant impedance and \( \omega_o = \frac{1}{\sqrt{L_r \cdot C_r}} \), the resonant angular frequency.

Overlap of S1/S2 must be long enough to allow S1 current to reach zero. Solving (7.) at \(t=t_3\), \( i_{Lr}(t_3) = -I_{in} \) we obtain,

\[ \gamma = \omega_o \cdot (t_3 - t_2) = \sin^{-1} \left( \frac{I_{in}}{n \cdot V_o} \right) \]  \hspace{1cm} (9.)

4.) Mode IV: \([t_3 \leq t \leq t_4]\) - C, Discharge Interval

During this mode, the resonant capacitor discharges linearly to \(-nV_o\). Mode IV ends when capacitor is discharged allowing D1\(\mid\)D4 to conduct at \(t_4\), mode end.

\[ i_{Lr}(t) = -I_{in} \]  \hspace{1cm} (10.)

\[ v_{Cr}(t) = \frac{I_{in}}{C_r} \cdot (t-t_3) + n \cdot V_o \cdot \cos(\gamma) \]  \hspace{1cm} (11.)

Mode ends when D1\(\mid\)D4 start conducting at \(t=t_4\) and the capacitor voltage is clamped to \(-nV_o\).

\[ v_{Cr}(t_4) = -n \cdot V_o = -\frac{I_{in}}{C_r} \cdot (t_4-t_3) + n \cdot V_o \cdot \cos(\gamma) \]  \hspace{1cm} (12.)

Solving we obtain,

\[ (t_4-t_3) = \frac{n \cdot V_o \cdot C_r \cdot (1 + \cos(\gamma))}{I_{in}} \]  \hspace{1cm} (13.)

5.) Mode V: \([t_4 \leq t \leq t_5]\) - L\(_{in}\) Energy Transferred to Output

During this mode, D1\(\mid\)D4 are on and energy will be transferred from input inductor to output in a boost like fashion. The \(i_{Lr}\) and \(v_{Cr}\) equations are given as,

\[ i_{Lr}(t) = -I_{in} \]  \hspace{1cm} (14.)

\[ v_{Cr}(t) = -n \cdot V_o \]  \hspace{1cm} (15.)

The second half period, Modes VI through X, are symmetric with respect to the first five modes. Table I shows device conduction states for all ten modes.

<table>
<thead>
<tr>
<th>Mode</th>
<th>S(_1)</th>
<th>S(_2)</th>
<th>S(_3)</th>
<th>S(_4)</th>
<th>D(_1)</th>
<th>D(_2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mode I</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>Mode II</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mode III</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mode IV</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mode V</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mode VI</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mode VII</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mode VIII</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mode IX</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mode X</td>
<td>X</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mode Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>S4 to S3 Overlap</td>
</tr>
<tr>
<td>S1 to S2 Transfer</td>
</tr>
<tr>
<td>C, Discharge</td>
</tr>
<tr>
<td>L(_{in}) Energy to Output</td>
</tr>
<tr>
<td>S3 to S4 Overlap</td>
</tr>
<tr>
<td>L(_{in}) Charge</td>
</tr>
<tr>
<td>Resonant Transfer S2 to S1</td>
</tr>
<tr>
<td>C, Charge</td>
</tr>
<tr>
<td>L(_{in}) Energy to Output</td>
</tr>
</tbody>
</table>

IV. NORMALIZED STEADY STATE ANALYSIS

The steady state development above outlines the equations controlling the duration of three of the five half period modes. Two additional equations are needed to solve for all mode durations. Eqs. (4.), (9.), and (13.) give the fixed duration for Modes I, III, and IV, respectively. Eqs. (16.) is derived by averaging the output current, and Eq. (17.) is obtained by noting the sum of time duration for Modes I-V equal the half period length.

\[ I_o = \frac{1}{2} \cdot \frac{(t_1-t_0) \cdot n \cdot I_{in} + n \cdot I_o \cdot (t_4-t_3)}{T_r} \]  \hspace{1cm} (16.)

\[ T_r = (t_1-t_0) + (t_2-t_1) + (t_3-t_2) + (t_4-t_3) + (t_5-t_4) \]  \hspace{1cm} (17.)

These equations can be solved then plotted to investigate converter behavior and to facilitate design. Figure (4.) shows an example of the MathCAD structure used to produce the operational curves in this paper where normalized parameters are used as follows,

\[ \alpha = \omega_o \cdot (t_1-t_0) = \frac{M}{n \cdot Q} \]  \hspace{1cm} (18.)

\[ \beta = \omega_o \cdot (t_2-t_1), \quad \varepsilon = \omega_o \cdot (t_3-t_2) \]  \hspace{1cm} (19.)

\[ \gamma = \omega_o \cdot (t_4-t_3) = \sin^{-1} \left( \frac{M}{n \cdot Q} \right) \]  \hspace{1cm} (20.)
\[ \delta = \omega_o \cdot (t_4 - t_3) = \frac{n \cdot Q}{M} \cdot (1 + \cos(\gamma)) \]  
\hspace{1cm} (21.)

\[ \frac{\omega_o \cdot T_s}{2} = \frac{\pi}{f_{sw}} = n \cdot M \cdot \left( \frac{1}{2} \cdot \alpha + \epsilon \right) \]  
\hspace{1cm} (22.)

\[ \frac{\omega_o \cdot T_s}{2} = \frac{\pi}{f_{sw}} = \alpha + \beta + \gamma + \delta + \epsilon \]  
\hspace{1cm} (23.)

where \( L_r \) and \( C_r \), resonant components, \( M = \frac{V_o}{V_{in}} = \frac{I_o}{I_{in}} \), gain,.

\[ Q = \frac{R_{load}}{Z_o} \] normalized load, \( f_{sw} \) normalized switching frequency.

Given
\[
\begin{align*}
\alpha &= \frac{M}{n \cdot Q} \\
\delta &= \frac{n \cdot Q}{M} \left( 1 + \cos(\gamma) \right) \\
\gamma &= \text{asin} \left( \frac{M}{n \cdot Q} \right) \\
\beta &= \frac{\pi}{f_{ns}} = n \cdot M \left( \frac{1}{2} \cdot \alpha + \epsilon \right) \\
\epsilon &\geq 0 \\
\beta &\geq 0 \\
A(M, Q) &= \text{Find}(\alpha, \beta, \gamma, \delta, \epsilon)
\end{align*}
\]

\[
\begin{align*}
\text{Given } A(18.75, 636.396) &= 0.33 \\
&= 6.005 \\
&= 20.58
\end{align*}
\]

Figure 3: Equivalent circuits for FB-ZCS operation

Figure 4: Results of steady state analysis using MathCAD
Increasing $\beta$ corresponds to a gain increase and is analogous to increasing $D$ in the boost converter. From the curves, it is clear that an increase in load results in a decrease load regulation range for constant $f_{ns}$ and $Z_o$, yet this decrease is not linear (load doubling yields max gain decrease from 80 to 50). A more significant decrease in regulation range comes from reducing $f_{ns}$.

At first glance this could seem incorrect as it might appear that a smaller $f_{ns}$ means less of the half period is taken by the resonant mode. While this is true, a smaller $f_{ns}$ also means an increase Mode IV duration, resulting in less power transfer. As a final note on Fig. (6), we observe that the curves are plotted over differing ranges of $M$ and $\beta$. This is a result of several factors. First, the arcsine argument of (20.) is a representation of the ZCS condition (27.) and establishes an upper limit on $M$ for a given $n$ and $Q$. Second, since the total of the five intervals equals the half period length, an increase in $\beta$ means less of the half period is available for the other modes. In the limiting case, since several modes have duration fixed by operating state, $\beta$ will have a fixed upper limit that is less than the half period length and is a function of load and $f_{ns}$. The mechanisms above effectively limit load regulation range.

V. FB-ZCS FEATURES AND DESIGN CONSIDERATIONS

5.1. Converter Features

Based on the above analysis, the features of the given converter can be summarized as follows:

1. The active switches can be turned off with ZCS by proper phase-shift control and by the overlap time of the two upper switches or lower switches. Output rectifier diodes commute with ZVS and ZCS. This
feature is different from the traditional boost converter, where the diode suffers from severe reverse-recovery problems.

(2) Unlike the traditional resonant-type of the high-voltage DC/DC converter, the converter acts like a PWM converter except the overlap angle between upper switches or lower switches. The converter can operate with a fixed switching frequency and phase-shift PWM control techniques that are similar to existing FB-ZVS converters.

(3) Although ZCS is achieved, the topology still maintains a wide load regulation unlike other soft-switching topologies.

(4) Transformer and device parasitic can be fully utilized to achieve ZCS.

### 5.2. Design Considerations

#### A. Switch Overlap

For proper gating to regulate output voltage, it is necessary to meet certain constraints to realize ZCS. According to operation principle of the converter, for S3 and S4 ZCS operations, the S3/S4 overlap time should be longer than time to allow S3 (S4) current to reach zero in Mode I (VI). For S1/S2 ZCS operations, the S1/S2 overlap time should be longer than time to allow S1 (S2) current goes to zero in Mode III (VIII). This constraint is given by (24.) where full load conditions should be assumed to guarantee ZCS over the entire load range.

\[
t_{\text{overlap}} \geq \left( (t_1 - t_3)_{\text{max}}, (t_3 - t_2)_{\text{max}} \right)_{\text{max}}
\]

(24.)

where these intervals can be obtained from (4.) and (9.)

An upper limit exists for the overlap time. Gating S1 (S2) past this limit will allow current to resonant away from zero before it is turned off. From the waveforms of Fig. (4.), note that the gating signal to S1 must be removed before \( V_C \) reaches zero or switch current will become nonzero. This constraint is given by (25.).

\[
t_{\text{overlap}} \leq (t_3 - t_2) + \frac{n V_C C_r}{I_{\text{in}}} \cos(\gamma)
\]

(25.)

#### B. Selecting active switches and output rectifier diodes

Steady-state device voltage/current stress is shown in Table II, where switching transients and parasitic ringing are not considered.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>( V_{\text{olf.s}} )</th>
<th>( I_{\text{olf.s}} )</th>
<th>( V_{\text{off.d}} )</th>
<th>( I_{\text{off.d}} )</th>
<th>( V_{\text{oi}} )</th>
<th>( I_{\text{oi}} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max Stress Value</td>
<td>( n V_o )</td>
<td>( I_n )</td>
<td>( V_o )</td>
<td>( n I_n )</td>
<td>( n V_o )</td>
<td>( I_o )</td>
</tr>
</tbody>
</table>

In FB-ZCS converter, possibly the most significant limitation is the voltage and current spikes caused by switch commutation and ringing between parasitic device parameters and the resonant tank. With effective use of snubbing circuits, reasonable limits can be realized (1.5–2 times maximum device voltage/current stress shown in Table II). Preferred devices are IGBTs for high-power, high-frequency operating, high voltage stress applications. As for rectifier diodes, the maximum voltage and current stress is clamped at \( V_o \) and \( n I_n \) throughout operation process.

#### C. Selecting resonant components and turns ratio

While selecting resonant tank components, the parasitic parameters of the transformer must be considered. For the high voltage application example presented in this paper, the high voltage load is a 5kW @ 15kV and the typical leakage inductance value between the primary side and each secondary winding, reflected to primary side is in the range of 5–10 \( \mu \)H. Manufacturer testing data tell us that the total reflected leakage inductance is about 30uH–50uH. Therefore, for most applications, an additional resonant inductor is not needed. The spray capacitor value of the high voltage transformer can be estimated by the method introduced in [10].

ZCS operation is obtained by lateral current commutation between S1/S2 and S3/S4. The upper switches, S1/S2 commutate the input current in a resonant fashion while S3/S4 commutate current linearly. Certainly, lateral switch overlap must allow current to reach zero before turn off. A detailed discussion of switch timing will be presented in the next section, however, it is important to note that the resonant parameters are directly related to ZCS operation. From the waveforms of Fig. (5.), note that in order for ZCS to be achieved, the energy stored in \( C_r \) must be enough to drive \( i_{L_r} \) to \(-I_{in}\). For the general case, this can be expressed as,

\[
\frac{1}{2} L_r \cdot (-I_{\text{inmax}})^2 = \frac{1}{2} C_r \cdot ((n \cdot V_o)^2 - (n \cdot V_o \cdot \cos(\gamma))^2)
\]

(26.)

In the limiting case, \( \gamma=90^\circ \), energy transfer from resonant capacitor is maximum. This maximum must be enough to drive resonant inductor current to \(-I_{in}\). Therefore, for ZCS under all line and load, we have,

\[
\frac{1}{2} C_r \cdot (n \cdot V_o)^2 \geq L_r \cdot (-I_{\text{inmax}})^2
\]

(27.)

However, the larger the value of \( C_r \) is, the longer the discharging transition process of \( C_r \) and consequently mode IV duration takes up more of the available half period thus reducing load regulation range. In addition, the switch timing constraints are also applied to selection of resonant tank. Combining these considerations in design, a good trade-off can be obtained.
Generally speaking, the magnetic core utilization is poor, making it more difficult to realize a small turns-ratio (primary/secondary) transformer. However, the larger the turns-ratio is relatively, the larger the voltage stress of the power devices, and the more difficult it is to find suitable devices. Therefore, turns-ratio should be set while considering power IGBT device ratings.

VI. DESIGN EXAMPLE AND SIMULATION RESULTS

For a typical TWT load, the parameters are selected as follows: \( V_{in}=800V \), \( V_o=15kV \), \( P_o=5kW \). The values of \( f_s=20kHz \), \( L_{in}=5mH \), \( L_r=50uH \), \( C_i=10mF \), \( C_o=100nF \), \( n=1/11 \) were obtained by evaluation of the gain curves of Fig. (6) for \( M=18.75 \) considering available parasitic values, device voltage stress, and load regulation. From these parameters, the MathCAD worksheet in Fig. (4) can be used to determine appropriate switch timing. The angular intervals at full load from Fig. (4) are converted to time in Table III.

<table>
<thead>
<tr>
<th>Mode I</th>
<th>Mode II</th>
<th>Mode III</th>
<th>Mode IV</th>
<th>Mode V</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_1-t_0 )</td>
<td>( t_2-t_1 )</td>
<td>( t_3-t_2 )</td>
<td>( t_4-t_3 )</td>
<td>( t_5-t_4 )</td>
</tr>
<tr>
<td>.22917µs</td>
<td>5.7395µs</td>
<td>.23338µs</td>
<td>4.2459µs</td>
<td>14.552µs</td>
</tr>
</tbody>
</table>

Evaluating Modes I and III above, we see that Mode III duration will set the required overlap time. Table III times are then used to obtain the switch timing and primary switch duty used in the PSPICE simulation schematic of our design example as shown in Fig. (7).

VII. SMALL SIGNAL ANALYSIS USING AN AVERAGE MODEL

An average model of the FB-ZCS has been developed to study the small signal characteristics of the FB-ZCS converter. Figure (9) shows the model’s implementation in PSPICE.

The model is developed for a control input called PWM. The PWM control input is used to establish switch timing and spans Modes I-II duration. Although, it is desirable to control \( \beta \) for regulation, it is more reasonable to control \( \alpha+\beta \). This is because \( \alpha \) has variable duration that is a function of load and can end before switch turn off. Therefore, \( \beta \) is not strictly a function of switch gating, while \( \alpha+\beta \) is distinctly the interval between S3 and S2 turn on times.

The average equations for the controlled sources given in Fig. (9) in the model are shown are expressed by,

\[
\begin{align*}
\eta_{dAvg} &= \frac{2}{T_i} \left( \frac{n \cdot V_o \cdot \epsilon}{\alpha_o} + \frac{(n \cdot V_o)^2}{2 \cdot i_{L_iAvg}} \cdot C_i \cdot (1 - \cos(\gamma)^2) \right) \\
G_o &= \frac{2}{T_i} \left( \frac{r \cdot i_{L_iAvg}}{2 \cdot n \cdot V_o} \cdot \frac{i_{L_oAvg} \cdot L_o}{\alpha_o} \cdot \epsilon \right) \\
\epsilon &= (1 - \text{Duty}) \cdot \frac{T_i}{2} \cdot \alpha_o - \frac{n \cdot V_o}{i_{L_iAvg}} \cdot C_i \cdot (1 + \cos(\gamma)) \cdot \alpha_o
\end{align*}
\]
In Fig. (9.), the bias point solution for the AC Sweep is shown. Note that the model yields perfect agreement with the results of the previous section. The PWM input is the control parameter. An evaluation of the waveforms of Fig.(5.) shows that PWM does not directly correspond to D or (1-D), which are variable assignments that are made to correspond to boost like intervals. As such, the control to output frequency response will be represented as PWM to output voltage and is shown in Fig. (10.).

Further, since the FB-ZCS converter is boost like and operated in CCM, the RHP zero is apparent here causing 270° of phase lag and a relatively high filter pole frequency.

VIII. CONCLUSIONS

This paper presents a steady state and dynamic study for Full Bridge ZCS PWM converter used in high-power, high-voltage DC application. The large signal and small signal simulation results are given. The simulation results shows the feasibility of topology in high voltage DC application. Compared with most commonly used full bridge resonant converters, the FB ZCS PWM converter has its unique merits such as with fixed frequency operation and ability to incorporate parasitic components. Detailed treatment of the average model derivation and closed loop control will follow in future publications.

REFERENCES